

福州瑞芯微电子有限公司

SPECIFICATION

SPEC. NO.: _____ REV: 1.2

DATE: 03. 09. 2012

PRODUCT NAME: RK903

	APPROVED	CHECKED	PREPARED	DCC ISSUE
NAME				


Rockchip

RK903

WiFi+Bluetooth 4.0(HS)+FM RX

SIP Module

Spec Sheet



Revision History

Date	Revision Content	Revised By	Version
2011/12/08	-Initial released	Yongle Lai	1.0
2012/1/05	-page14 module height definition	Yongle Lai	1.1

Contents

Contents	2
1. Introduction.....	3
2. Features.....	4
3. Deliverables	5
3.1 Deliverables	5
3.2 Regulatory certifications	5
4. General Specification	6
4.1 General Specification.....	6
4.2 Voltages	6
4.2.1 Absolute Maximum Ratings	6
4.2.2 Recommended Operating Rating	6
The module requires two power supplies: VBAT and VDDIO.....	6
5. WiFi RF Specification	7
5.1 2.4GHz RF Specification	7
6. Bluetooth Specification.....	9
6.1 Bluetooth Specification	9
7. FM Specification	10
7.1 FM Specification (TBD).....	10
8. Pin Assignments.....	11
8.1 Pin Outline	11
8.2 Pin Definition	11
9. Dimensions	14
9.1 Physical Dimensions.....	14
9.2 Layout Recommendation	15
10. External clock reference	16
10.1 SDIO Pin Description.....	16
11. Host Interface Timing Diagram.....	17
11.1 Power-up Sequence Timing Diagram	17
11.2 SDIO Default Mode Timing Diagram.....	20
11.3 SDIO High Speed Mode Timing Diagram	21
12. Recommended Reflow Profile	22
13. MSL Level / Storage Condition	23

1. Introduction

Rockchip Technology would like to announce a low-cost and low-power consumption module which has all of the WiFi, Bluetooth and FM functionalities. The highly integrated RK903 module makes the possibilities of web browsing, VoIP, Bluetooth headsets, FM radio functional applications and other applications. With seamless roaming capabilities and advanced security, RK903 can also interact with different vendors' 802.11b/g/n Access Points in the wireless LAN.


The wireless module complies with IEEE 802.11 b/g/n standard and it can achieve up to a speed of 72.2Mbps with single stream in 802.11n draft, 54Mbps as specified in IEEE 802.11g, or 11Mbps for IEEE 802.11b to connect to the wireless LAN. The integrated module provides SDIO (4bit/1bit) / gSPI / HSIC interface for WiFi, UART / I2S / PCM interface for Bluetooth and UART / I2S / PCM interface for FM.

This compact module is a total solution for a combination of WiFi + BT + FM technologies. The module is specifically developed for Smart phones and Portable devices.

2. Features

- 802.11b/g/n single-band radio
- Bluetooth V4.0(HS) with integrated Class 1 PA and Low Energy (BLE) support
- Concurrent Bluetooth, FM (RX) RDS/RBDS, and WLAN operation
- Simultaneous BT/WLAN receive with single antenna
- WLAN host interface options:
 - SDIO v2.0x (1-bit/4-bit) — up to 50 MHz clock rate
 - gSPI — up to 48 MHz clock rate
- BT host digital interface:
 - UART (up to 4 Mbps)
- FM multiple audio routing options: I2S, PCM, eSCO, A2DP
- IEEE Co-existence technologies are integrated die solution
- ECI — enhanced coexistence support, ability to coordinate BT SCO transmissions around WLAN receives

A simplified block diagram of the module is depicted in the figure below.



3. Deliverables

3.1 Deliverables

The following products and software will be part of the product.

- Module with packaging
- Evaluation Kits
- Software utility for integration, performance test.
- Product Datasheet.
- Agency certified pre-tested report with the adapter board.

3.2 Regulatory certifications

The product delivery is a pre-tested module, without the module level certification. For module approval, the platform's antennas are required for the certification.

4. General Specification

4.1 General Specification

Model Name	RK903
Product Description	Support WiFi/Bluetooth/FM functionalities
Dimension	9.5 mm x 9.5 mm x 1.5 mm (W*L*T)
WiFi Interface	SDIOV2.0 (4bit/1bit) / gSPI
BT Interface	UART/ I2S / PCM
FM Interface	UART / I2S / PCM / Audio OUT
Operating temperature	-30°C to 85°C
Storage temperature	-40°C to 85°C
Humidity	Operating Humidity 10% to 95%

4.2 Voltages

4.2.1 Absolute Maximum Ratings

Symbol	Description	Min.	Max.	Unit
VBAT	Input supply Voltage	-0.5	6	V
VDDIO	Digital/Bluetooth/SDIO/SPI I/O Voltage	-0.5	2.98	V

4.2.2 Recommended Operating Rating

The module requires two power supplies: VBAT and VDDIO.

	Min.	Typ.	Max.	Unit
Operating Temperature	-10	25	65	deg.C
VBAT	3.0	3.6	5.0	V
VDDIO	1.4	1.8	2.9	V

5. WiFi RF Specification

5.1 2.4GHz RF Specification

Conditions : VBAT=3.6V ; VDDIO=1.8V ; Temp:25°C

Feature	Description
WLAN Standard	IEEE 802.11b/g/n, WiFi compliant
Frequency Range	2.400 GHz ~ 2.497 GHz (2.4 GHz ISM Band)
Number of Channels	2.4GHz : Ch1 ~ Ch14
Modulation	802.11b : DQPSK, DBPSK, CCK 802.11 g/n : OFDM /64-QAM, 16-QAM, QPSK, BPSK
Output Power	802.11b /11Mbps : 16 dBm ± 1.5 dB @ EVM ≤ -9dB
	802.11g /54Mbps : 15 dBm ± 1.5 dB @ EVM ≤ -25dB
	802.11n /65Mbps : 14 dBm ± 1.5 dB @ EVM ≤ -28dB
Receive Sensitivity (11n,20MHz) @10% PER	- MCS=0 PER @ -85dBm, typical
	- MCS=1 PER @ -84dBm, typical
	- MCS=2 PER @ -82dBm, typical
	- MCS=3 PER @ -80dBm, typical
	- MCS=4 PER @ -77Bm, typical
	- MCS=5 PER @ -73 dBm, typical
	- MCS=6 PER @ -71 dBm, typical
	- MCS=7 PER @ -69 dBm, typical
Receive Sensitivity (11g) @10% PER	- 6Mbps PER @ -86Bm, typical
	- 9Mbps PER @ -85dBm, typical
	- 12Mbps PER @ -85dBm, typical
	- 18Mbps PER @ -83dBm, typical
	- 24Mbps PER @ -81dBm, typical
	- 36Mbps PER @ -78Bm, typical
	- 48Mbps PER @ -73dBm, typical
	- 54Mbps PER @ -72dBm, typical
Receive Sensitivity (11b) @8% PER	- 1Mbps PER @ -90dBm, typical
	- 2Mbps PER @ -89Bm, typical
	- 5.5Mbps PER @ -88 dBm, typical
	- 11Mbps PER @ -85 dBm, typical

Data Rate	802.11b : 1, 2, 5.5, 11Mbps
	802.11g : 6, 9, 12, 18, 24, 36, 48, 54Mbps
Data Rate (20MHz ,Long GI,800ns)	802.11n: 6.5, 13, 19.5, 26, 39, 52, 58.5, 65Mbps
Data Rate (20MHz ,short GI,400ns)	802.11n : 7.2, 14.4, 21.7, 28.9, 43.3, 57.8, 65,72.2Mbps
Maximum Input Level	802.11b : -10 dBm
	802.11g/n : -20 dBm
Antenna Reference	Small antennas with 0~2 dBi peak gain

6. Bluetooth Specification

6.1 Bluetooth Specification

Conditions : VBAT=3.6V ; VDDIO=1.8V ; Temp:25°C

Feature	Description		
General Specification			
Bluetooth Standard	Bluetooth V4.0 of 1, 2 and 3 Mbps.		
Host Interface	UART		
Antenna Reference	Small antennas with 0~2 dBi peak gain		
Frequency Band	2.400 GHz ~ 2483.5 GHz		
Number of Channels	79 channels		
Modulation	FHSS, GFSK, DPSK, DQPSK		
RF Specification			
	Min.	Typical.	Max.
Output Power (Class 1.5)		10	
Output Power (Class 2)		2	
Sensitivity @ BER=0.1% for GFSK (1Mbps)		-86	
Sensitivity @ BER=0.01% for $\pi/4$ -DQPSK (2Mbps)		-86	
Sensitivity @ BER=0.01% for 8DPSK (3Mbps)		-80	
Maximum Input Level	GFSK (1Mbps):-20dBm		
	$\pi/4$ -DQPSK (2Mbps) :-20dBm		
	8DPSK (3Mbps) :-20dBm		

7. FM Specification

7.1 FM Specification (TBD)


Conditions : VBAT=3.6V ; VDDIO=1.8V ; Temp:25°C

Feature	Description					
General Specification						
Frequency Band	76MHz-108MHz					
Host Interface	HCI UART, I2S/PCM					
Channel step	50 KHz					
Analog Audio output load	$R_L > 30K\Omega$, $C_L > 20pF$					
Characteristics	Condition	MIN	TYP	MAX	UNIT	
Transmitter (FM Tx load = 120nH, Q>30)	Output Power Level				dBuV	
	Audio harmonic distortion (fmod=1KHz, $\Delta f=75KHz$, Pilot $\Delta f=6.75KHz$)				%	
	Audio SNR ($\Delta f=22.5KHz$, I2S audio in SNR \geq 57dB)	MONO				dB
		Stereo				
Receiver (FM Tx Antenna = 120nH, Q>30)	RDS Sensitivity				dBm	
	Audio harmonic distortion (Vin=1mV, $\Delta f=75KHz$)	fmod=1KHz			%	
		fmod=3KHz				
	Maximum SNR (fmod=1KHz, $\Delta f=22.5$ KHz, BW=300Hz to 15KHz)	MONO			dB	
		Stereo				
RF input power level				dBuV		

8. Pin Assignments

8.1 Pin Outline

< TOP VIEW >



8.2 Pin Definition

NO	Name	Type	Description
1	ANT	I/O	RF I/O port
2	GND	—	Ground connections
3	NC	—	Floating
4	NC	—	Floating
5	NC	—	Floating
6	NC	—	Floating


7	NC	—	Floating
8	GND	—	Ground connections
9	XTAL_IN	I	Crystal input
10	XTAL_OUT	O	Crystal output
11	WL_HOST_WAKE	O	WLAN wake-up output
12	RF_SW_CTRL_6	—	Floating (Don't connected to ground)
13	RF_SW_CTRL_3	—	Floating (Don't connected to ground)
14	BT_PCM_OUT	I/O	PCM Data output
15	BT_PCM_CLK	I/O	PCM Clock
16	BT_PCM_IN	I/O	PCM data input
17	BT_PCM_SYNC	I/O	PCM sync signal
18	VDD_IO	I	Digital/Bluetooth/SDIO/SPI I/O Voltage
19	S_CLK_IN	I	External Low Power Clock input (32.768KHz)
20	SDIO_D2	I/O	SDIO data line 2
21	SDIO_DO	I/O	SDIO data line 0
22	SDIO_CLK	I/O	SDIO CLK line
23	SDIO_CMD	I/O	SDIO command line
24	SDIO_D1	I/O	SDIO data line 1
25	SDIO_D3	I/O	SDIO data line 3
26	VIN_LDO	I	Input supply pin
27	GND	—	Ground connections
28	VIN_LDO_OUT	O	Output supply pin
29	GND	—	Ground connections
30	VBAT	I	BUCK regulator: Battery voltage input
31	WL_REG_ON	I	Internal regulators power enable/disable
32	BT_REG_ON	I	Internal regulators power enable/disable
33	BT_RST_N	I	Low asserting reset for Bluetooth core
34	GND	—	Ground connections
35	FM_RX	I	FM radio RF input antenna port
36	CLK_REQ_OUT	O	clock request out
37	FM_AUDOUT1	O	FM_AUDIO output
38	FM_AUDOUT2	O	FM_AUDIO output
39	BT_WAKE	I	Bluetooth wake-up input
40	BT_HOST_WAKE	O	Bluetooth wake-up output
41	GND	—	Ground connections
42	GPIO_6	I/O	WL_GPIO_6 is select WLAN mode. Pull high for SPI mode, pull low for SDIO mode

43	I2S_CLK	I/O	I2S clock
44	I2S_WS	I/O	I2S word select
45	I2S_DO	I/O	I2S data output
46	I2S_DI	I/O	I2S data input
47	BT_UART_TXD	I/O	Bluetooth UART interface
48	BT_UART_RXD	I/O	Bluetooth UART interface
49	BT_UART_RTS_N	I/O	Bluetooth UART interface
50	BT_UART_CTS_N	I/O	Bluetooth UART interface
51	NC	—	Floating
52	GND	—	Ground connections.
54	GND	—	Ground connections.
55	GND	—	Ground connections.
56	GND	—	Ground connections.
57	GND	—	Ground connections.
58	GND	—	Ground connections.
59	GND	—	Ground connections.
60	GND	—	Ground connections.
61	GND	—	Ground connections.

9.2 Layout Recommendation

(Unit: mm)

< TOP VIEW >



10. External clock reference

External LPO signal characteristics

Parameter	LPO Clock	Units
Nominal input frequency	32.768	kHz
Frequency accuracy	± 200	ppm
Duty cycle	30 - 70	%
Input signal amplitude	200 to 1800	mV, p-p
Signal type	Square-wave or sine-wave	-
Input impedance	>100k	Ω
	<5	pF
Clock jitter (integrated over 300Hz – 15KHz)	<1	Hz

10.1 SDIO Pin Description

The RK903 supports SDIO version 2.0 for both 1-bit (25 Mbps), 4-bit modes (100 Mbps), and high speed 4-bit (50 MHz clocks – 200 Mbps). It has the ability to stop the SDIO clock and map the interrupt signal into a GPIO pin. This ‘out-of-band’ interrupt signal notifies the host when the WLAN device wants to turn on the SDIO interface. The ability to force the control of the gated clocks from within the WLAN chip is also provided.

- ❖ Function 0 Standard SDIO function (Max BlockSize / ByteCount = 32B)
- ❖ Function 1 Backplane Function to access the internal System On Chip (SOC) address space (Max BlockSize / ByteCount = 64B)
- ❖ Function 2 WLAN Function for efficient WLAN packet transfer through DMA (Max BlockSize/ByteCount=512B)

SDIO Pin Description

SD 4-Bit Mode		SD 1-Bit Mode		g-SPI Mode	
DATA0	Data Line 0	DATA	Data Line	DO	Data Output
DATA1	Data Line 1 or Interrupt	IRQ	Interrupt	IRQ	Interrupt
DATA2	Data Line 2 or Read Wait	RW	Read Wait	NC	Not Used
DATA3	Data Line 3	NC	Not Used	CS	Card Select

CLK	Clock	CLK	Clock	SCLK	Clock
CMD	Command Line	CMD	Command Line	DI	Data Input

11. Host Interface Timing Diagram


11.1 Power-up Sequence Timing Diagram

The RK903 has three signals that allow the host to control power consumption by enabling or disabling the Bluetooth, WLAN and internal regulator blocks. These signals are described below.


Additionally, diagrams are provided to indicate proper sequencing of the signals for various operating states. The timing values indicated are minimum required values; longer delays are also acceptable.

Note that the WL_REG_ON and BT_REG_ON are ORed in the RK903. The diagrams show both signals going high at the same time (as would be the case if both REG signals were controlled by a single host GPIO). If two independent host GPIOs are used (one for WL_REG_ON and one for BT_REG_ON), then only one of the two signals needs to be high to enable the RK903 regulators.


- ※ WL_REG_ON: Used by the PMU to power up the WLAN section. It is also OR-gated with the BT_REG_ON input to control the internal BCM4330 regulators. When this pin is high, the regulators are enabled and the WLAN section is out of reset. When this pin is low the WLAN section is in reset. A “warm” WLAN reset can be initiated by driving WL_REG_ON low for at least 10 microseconds. If both the BT_REG_ON and WL_REG_ON pins are low, the regulators are disabled.
- ※ BT_REG_ON: Used by the PMU (OR-gated with WL_REG_ON) to power up the internal RK903 regulators. If both the BT_REG_ON and WL_REG_ON pins are low, the regulators are disabled.
- ※ BT_RST_N: Low asserting reset for Bluetooth and FM only. This pin has no effect on WLAN and does not control any PMU functions. This pin must be driven high or low (not left floating).




WLAN=ON, Bluetooth=ON



WLAN=OFF, Bluetooth=OFF




WLAN=ON, Bluetooth=OFF



WLAN=OFF, Bluetooth=ON

11.2 SDIO Default Mode Timing Diagram




Parameter	Symbol	Minimum	Typical	Maximum	Unit
SDIO CLK (All values are referred to minimum VIH and maximum VIL^b)					
Frequency-Data Transfer mode	f _{PP}	0	-	25	MHz
Frequency-Identification mode	f _{OD}	0	-	400	kHz
Clock low time	t _{WL}	10	-	-	ns
Clock high time	t _{WH}	10	-	-	ns
Clock rise time	t _{TLH}	-	-	10	ns
Clock low time	t _{TLH-}	-	-	10	ns
Inputs: CMD, DAT (referenced to CLK)					
Input setup time	t _{ISU}	5	-	-	ns
Input hold time	t _{IH}	5	-	-	ns
Outputs: CMD, DAT (referenced to CLK)					
Output delay time - Data Transfer mode	t _{ODLY}	0	-	14	ns
Output delay time - Identification mode	t _{ODLY}	0	-	50	ns

a. Timing is based on CL ≤ 40pF load on CMD and Data.

b. min(V_{Ih}) = 0.7 × V_{DDIO} and max(V_{Iil}) = 0.2 × V_{DDIO}.

11.3 SDIO High Speed Mode Timing Diagram



Parameter	Symbol	Minimum	Typical	Maximum	Unit
SDIO CLK (All values are referred to minimum V_{IH} and maximum V_{IL}^b)					
Frequency-Data Transfer mode	f _{PP}	0	-	50	MHz
Frequency-Identification mode	f _{OD}	0	-	400	kHz
Clock low time	t _{WL}	7	-	-	ns
Clock high time	t _{WH}	7	-	-	ns
Clock rise time	t _{TLH}	-	-	3	ns
Clock low time	t _{THL}	-	-	3	ns
Inputs: CMD, DAT (referenced to CLK)					
Input setup time	t _{ISU}	6	-	-	ns
Input hold time	t _{IH}	2	-	-	ns
Outputs: CMD, DAT (referenced to CLK)					
Output delay time - Data Transfer mode	t _{ODLY}	-	-	14	ns
Output hold time	t _{OH}	2.5	-	-	ns
Total system capacitance (each line)	CL	-	-	40	pF

a. Timing is based on CL ≤ 40pF load on CMD and Data.


b. min(V_{Ih}) = 0.7 x VDDIO and max(V_{Il}) = 0.2 x VDDIO.

12. Recommended Reflow Profile


Referred to IPC/JEDEC standard.

Peak Temperature : <250°C

Number of Times : ≤2 times



13. MSL Level / Storage Condition

	<p>Caution This bag contains MOISTURE-SENSITIVE DEVICES</p> <p>Do not open except under controlled conditions</p>	<p>LEVEL</p> <div style="border: 1px solid black; padding: 5px; width: 60px; margin: 0 auto;"> <p style="font-size: 24px; margin: 0;">4</p> </div>
<p>1. Calculated shelf life in sealed bag: 12 months at <math> < 40^{\circ}\text{C}</math> and <math> < 90\%</math> relative humidity(RH)</p>		
<p>2. Peak package body temperature: 225°C 240°C 250°C 260°C</p> <p style="text-align: center;"> <input type="checkbox"/> <input type="checkbox"/> <input checked="" type="checkbox"/> <input type="checkbox"/> </p>		
<p>3. After bag is opened, devices that will be subjected to reflow solder or other high temperature process must</p> <p style="margin-left: 20px;">a) Mounted within: 48 hours of factory conditions <math> < 30^{\circ}\text{C}</math>/60% RH, OR</p> <p style="margin-left: 20px;">b) Stored at <math> < 10\%</math> RH</p>		
<p>4. Devices require bake, before mounting, if:</p> <p style="margin-left: 20px;">a) Humidity Indicator Card is >10% when read at $23 \pm 5^{\circ}\text{C}$</p> <p style="margin-left: 20px;">b) 3a or 3b not met</p>		
<p>5. If baking is required, devices may be baked for 24 hours at $125 \pm 5^{\circ}\text{C}$</p>		
<p>Note : If device containers cannot be subjected to high temperature or shorter bake times are desired, reference IPC/JEDEC J-STD-033 for bake procedure</p>		
<p>Bag Seal Date: <u> See-SEAL DATE LABEL </u></p>		
<p>Note: Level and body temperature defined by IPC/JEDEC J-STD-020</p>		

※NOTE : Accumulated baking time should not exceed 96hrs

