# **Chapter 45 SAR-ADC**

## 45.1 Overview

The ADC is a 3-channel signal-ended 10-bit Successive Approximation Register (SAR) A/D Converter. It uses the supply and ground as it reference which avoid use of any external reference. It converts the analog input signal into 10-bit binary digital codes at maximum conversion rate of 100KSPS with 1MHz A/D converter clock.

## 45.2 Block Diagram



Fig. 45-1 RK3288 SAR-ADC block diagram

### Successive-Approximate Register and Control Logic Block

This block is exploited to realize binary search algorithm, storing the intermediate result and generate control signal for analog block.

### **Comparator Block**

This block compares the analog input SARADC\_AIN[2:0] with the voltage generated from D/A Converter, and output the comparison result to SAR and Control Logic Block for binary search. Three level amplifiers are employed in this comparator to provide enough gain.

# 45.3 Function description

In RK3288, SAR-ADC works at single-sample operation mode.

This mode is useful to sample an analog input when there is a gap between two samples to be converted. In this mode START is asserted only on the rising edge of CLKIN where conversion is needed. At the end of every conversion EOC signal is made high and valid output data is available at the rising edge of EOC.The detailed timing diagram will be shown in the following.

# **45.4 Register Description**

This section describes the control/status registers of the design.

### 45.4.1 Registers Summary

Name	Offset	Size	Reset Value	Description	
SARADC DATA	0x0000	W	0×00000000	This register contains the data after A/D	
				Conversion.	
SARADC_STAS	0x0004	W	0x0000000	The status register of A/D Converter.	
SARADC_CTRL	0x0008	W	0x0000000	The control register of A/D Converter.	
	0,0000	w	0x0000000	delay between power up and start	
SAKADU_DLI_PU_SUU				command	

Notes: Size: B- Byte (8 bits) access, HW- Half WORD (16 bits) access, W- WORD (32 bits) access

### 45.4.2 Detail Register Description

### SARADC\_DATA

Address: Operational Base + offset (0x0000) This register contains the data after A/D Conversion.

Bit	t Attr Reset Value		Description		
31:10	RO	0x0	reserved		
9:0 RO	0,000	adc_data			
	RU	0x000	A/D value of the last conversion (DOUT[9:0]).		

#### SARADC\_STAS

Address: Operational Base + offset (0x0004) The status register of A/D Converter.

Bit	Attr	Reset Value	Description		
31:1	RO	0x0	reserved		
0	RO	0×0	adc_status ADC status (EOC) 1'b0: ADC stop 1'b1: Conversion in progress		

#### SARADC\_CTRL

Address: Operational Base + offset (0x0008) The control register of A/D Converter.

Bit	Attr	Reset Value	Description		
31:7	RO	0x0	reserved		
			int_status		
c		0x0	Interrupt status.		
0	o KW		This bit will be set to 1 when end of conversion.		
			Set 0 to clear the interrupt.		
			int_en		
F	F DW	0x0	Interrupt enable.		
5	RW		1'b0: Disable		
			1'b1: Enable		
4	RO	0x0	reserved		

Bit	Attr	Reset Value	Description		
		0x0	adc_power_ctrl		
			ADC power down control bit		
2	3 RW		1'b0: ADC power down		
3			1'b1: ADC power up and reset		
			start signal will be asserted (DLY_PU_SOC+2) sclk		
			clock period later after power up		
		0×0	adc_input_src_sel		
			ADC input source selection (CH_SEL[2:0]).		
2:0 RW	DW/		3'b000: Input source 0 (SARADC_AIN[0])		
	RVV		3'b001: Input source 1 (SARADC_AIN[1])		
			3'b010: Input source 2 (SARADC_AIN[2])		
			Others : Reserved		

### SARADC\_DLY\_PU\_SOC

Address: Operational Base + offset (0x000c) delay between power up and start command

Bit	Attr	Reset Value	Description
31:6	RO	0x0	reserved
5:0 RW			DLY_PU_SOC
	0,409	delay between power up and start command	
	RW	0x08	The start signal will be asserted (DLY_PU_SOC + 2)
			sclk clock period later after power up

# 45.5 Timing Diagram



Fig. 45-2 SAR-ADC timing diagram in single-sample conversion mode

The following table has shows the detailed value for timing parameters in the above diagram.

Table 45-1 RK3288 SAR-ADC timing parameters list

Timing	Symbol	Value		Unit	Description	
		Min	Тур	Мах		
START_OF_CONV Setup time	TSU,START	5			ns	Set Up time for START_OF_CONV w.r.t CLKIN rising edge
START_OF_CONV Hold time	TH,START	5			ns	Hold time for START_OF_CONV w.r.t CLKIN rising edge
CHSEL setup time	TSU,CHSEL	5			ns	Set Up time for CHSEL w.r.t CLKIN falling edge
CHSEL Hold time	TH,CHSEL	5			ns	Hold time for CHSEL w.r.t CLKIN falling edge
Data Setup	TSU,DATA	400		900	ns	Set Up time for output data w.r.t either CLKIN rising edge or END_OF_CONV falling edge
Data Hold	TH,DATA	100		600	ns	Hold time for output data w.r.t either CLKIN rising edge or END_OF_CONV falling edge
Data access time	TDAC	100		600	ns	Valid data w.r.t CLKIN rising edge
Delay time	TDelay			5	ns	Delay between Valid data and EOC_DVDD rising edge
EOC Pulse Width (max frequency)	TEOC	400		900	ns	Pulse width of EOC
CLKIN Rise Time	TCR			2	ns	CLKIN Rise Time
CLKIN Fall Time	TCF			2	ns	CLKIN Fall Time
CLK Pulse Width(Duty Cycle)	TCPW	45		55	%	CLKIN High/Low Time Period
CLK Period	TCP	1			us	CLKIN Time Period

# **45.6 Application Notes**

Steps of adc conversion:

- Write SARADC\_CTRL[3] as 0 to power down adc converter.
- Write SARADC\_CTRL[2:0] as n to select adc channel(n).
- Write SARADC\_CTRL[5] as 1 to enable adc interrupt.
- Write SARADC\_CTRL[3] as 1 to power up adc converter.
- Wait for adc interrupt or poll SARADC\_STAS register to assert whether the coversion is completed
- Read the conversion result from SARADC\_DATA[9:0]

Note: The A/D converter was designed to operate at maximum 1MHZ.